5G Technology World

  • 5G Technology and Engineering
  • FAQs
  • Apps
  • Devices
  • IoT
  • RF
  • Radar
  • Wireless Design
  • Learn
    • 5G Videos
    • Ebooks
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Handbooks
    • 2024
    • 2023
    • 2022
    • 2021
  • Resources
    • Design Guide Library
    • EE World Digital Issues
    • Engineering Diversity & Inclusion
    • Engineering Training Days
    • LEAP Awards
  • Advertise
  • Subscribe

A Tale of Two Cities: Ethernet Meets PCIe

By Staff Author | July 15, 2013

Two industry megatrends are reshaping the way we design and deploy networks and compute (i.e. datacenter servers). The first is Network Functions Virtualization (NFV) with the goal of moving functions such as content distribution, firewalls and base station controllers from proprietary hardware to standard, low cost servers. These servers can run multiple virtual machines, each hosting a particular software-based network appliance. The other trend is Software Defined Networking (SDN) which makes applications network aware – that is, the network can be reprogrammed on the fly with open standards to optimize application flows.

These two trends, at first seeming to address different technologies – compute and networking – are creating a fusion of networks and servers. Since most of today’s applications are network centric, servers may end up spending many cycles processing networking traffic that represents content, users and applications. The migration of applications to the cloud has dictated a shift of networking and security workloads to the datacenter, which comes with a clear pain-point.

The Von Neumann architecture is still applicable to modern server design, in which processing, memory and I/O are interconnected with data, address and control buses. This architecture was designed for local memory workloads in which the processor mostly crunches algorithms, while the I/O throughput is secondary and dimensioned for peripherals.  The PCIe interface, quickly established itself as the lead I/O interface, creating massive industry backing for it.

Click here to read the full article.


Filed Under: RF

 

Next Article

← Previous Article
Next Article →

Related Articles Read More >

Modelithics adds Guerilla RF to its lineup of component models
Fragmentation in wireless standards: an RF specialist’s analysis
Efficient RF amp covers sub-1 GHz
Compact antennas maintain performance on metal surfaces

Featured Contributions

  • Overcome Open RAN test and certification challenges
  • Wireless engineers need AI to build networks
  • Why AI chips need PCIe 7.0 IP interconnects
  • circuit board timing How timing and synchronization improve 5G spectrum efficiency
  • Wi-Fi 7 and 5G for FWA need testing
More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Power Efficiency
Discover proven strategies for power conversion, wide bandgap devices, and motor control — balancing performance, cost, and sustainability across industrial, automotive, and IoT systems.

EE LEARNING CENTER

EE Learning Center
“5g
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Engineering Training Days

engineering
“bills
5G Technology World
  • Enews Signup
  • EE World Online
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Microcontroller Tips
  • Analogic Tips
  • Connector Tips
  • Engineer’s Garage
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • About Us
  • Contact Us
  • Advertise

Copyright © 2025 WTWH Media LLC. All Rights Reserved. The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media
Privacy Policy

Search 5G Technology World