5G Technology World

  • 5G Technology and Engineering
  • FAQs
  • Apps
  • Devices
  • IoT
  • RF
  • Radar
  • Wireless Design
  • Learn
    • 5G Videos
    • Ebooks
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Handbooks
    • 2024
    • 2023
    • 2022
    • 2021
  • Resources
    • Design Guide Library
    • EE World Digital Issues
    • Engineering Diversity & Inclusion
    • Engineering Training Days
    • LEAP Awards
  • Advertise
  • Subscribe

Agilent Technologies Announces Latest Protocol Analysis Solutions for Devices Using NVM Express Storage Technology

By Staff Author | September 10, 2013

Industry-first toolset speeds development of new data storage devices

SANTA CLARA, Calif., Sept. 5, 2013 – Agilent Technologies has released three new solutions for advanced protocol analysis of devices using NVM Express (Non-Volatile Memory Express) storage technology. The analysis tools, designed as options for use with Agilent’s U4301A PCIe protocol analyzer and U4305 PCIe exerciser, are the industry’s first such tools for fast development of next-generation data storage devices using the PCI Express standard.

NVM Express, or NVMe, is a scalable host controller interface designed to address the needs of enterprise, data-center and client systems that use solid-state drives based on the PCI Express (PCIe) standard. It promises to improve the performance of PCIe-based drives through an optimized register interface and command set. Industry experts believe this new standardized interface will become the benchmark for high-performance storage for many years to come.

“Our customers told us that because NVMe was such a new interface, they were having trouble finding ways to test and validate their designs that use it,” said Don Schoenecker, product manager with Agilent’s oscilloscope and protocol  division. “We immediately began creating this set of tools that enhance our PCIe-based analysis solutions to enable our customers to respond with new storage devices using NVMe.”

Agilent’s PCIe digital test solution includes a complete and integrated x1 through x16 protocol analyzer and exerciser for the PCI Express 3.0 specification. The U4301A PCIe analyzer uses the industry’s only equalization snoop probe to enable reliable data capture at 8 GT/s, along with a range of tools, including LTSSM testing and a protocol test card, to validate PCIe designs.

Agilent’s transactional decoder allows the designer to select transactional queues and performance information from the analyzer’s NVMe transaction overview pane. This organizes the transactions by direction or by queue to follow the data flow across the interface with one-click control. Lists of physical-region pages contain all of the key information of the NVMe queues, allowing designers to quickly review and validate the data flows over the PCIe connections.

Agilent’s performance-analysis package includes the real data throughput calculations, with response-time measurement of the PCIe data flow. It allows designers to measure and understand throughput performance, PCIe response times, and other operational measurements that provide the insight needed to optimize device performance.

Agilent’s NVMe emulator allows designers to test devices and create operational scripts that allow hardware and software developers to simulate a host root complex. The emulator can test all of the NVMe functions of a storage device, from queue management to the transmission of high-traffic loads, creating test scenarios that can validate device operation.

These three new analysis packages will be demonstrated at the Intel Developer Forum , Sept. 10-12, at the Moscone Convention Center in San Francisco. Agilent’s PCIe protocol test solutions operate at all PCIe speeds from 2.5GT/s to 8GT/s with multiple probing options to meet development needs.

For more information, visit www.agilent.com.


Filed Under: RF

 

Next Article

← Previous Article
Next Article →

Related Articles Read More >

Open RAN test service adds colocation capabilities
Switch operates DC to 20 GHz with 128 configurable connection states for asymmetric SerDes testing
Butler Matrix
Butler Matrix drives Wi-Fi and other phased-array antennas
Long-wire dipole antennas: still viable after more than a century

Featured Contributions

  • Overcome Open RAN test and certification challenges
  • Wireless engineers need AI to build networks
  • Why AI chips need PCIe 7.0 IP interconnects
  • circuit board timing How timing and synchronization improve 5G spectrum efficiency
  • Wi-Fi 7 and 5G for FWA need testing
More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: 5G Technology
This Tech Toolbox covers the basics of 5G technology plus a story about how engineers designed and built a prototype DSL router mostly from old cellphone parts. Download this first 5G/wired/wireless communications Tech Toolbox to learn more!

EE LEARNING CENTER

EE Learning Center
“5g
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Engineering Training Days

engineering
“bills
5G Technology World
  • Enews Signup
  • EE World Online
  • DesignFast
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Microcontroller Tips
  • Analogic Tips
  • Connector Tips
  • Engineer’s Garage
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • About Us
  • Contact Us
  • Advertise

Copyright © 2025 WTWH Media LLC. All Rights Reserved. The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media
Privacy Policy

Search 5G Technology World