5G Technology World

  • 5G Technology and Engineering
  • FAQs
  • Apps
  • Devices
  • IoT
  • RF
  • Radar
  • Wireless Design
  • Learn
    • 5G Videos
    • Ebooks
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Handbooks
    • 2024
    • 2023
    • 2022
    • 2021
  • Resources
    • Design Guide Library
    • EE World Digital Issues
    • Engineering Diversity & Inclusion
    • Engineering Training Days
    • LEAP Awards
  • Advertise
  • Subscribe

Lattice FPGA’s integrate SiTime clock system on chip

By Redding Traiger | April 12, 2023

SiTime Corporation announced that it will provide its precision timing solutions to Lattice Semiconductor, the low-power programmable leader. The SiTime devices, a Cascade MEMS-based Clock-System-on-a-Chip (ClkSoC), and an Emerald OCXO or Elite X Super-TCXO are incorporated into Lattice’s new synchronization hardware development platform.

Key features of the Cascade SiT95141 Clock-System-on-Chip Family include: Integrated MEMS resonator, enabling designers to create a clock-system-on-chip and eliminate quality and reliability issues associated with traditional quartz-based clocks; 4 PLLs (clock domains) and 11 outputs; DCO mode with 0.005-ppb resolution; 4 inputs, up to 10 outputs; Wide frequency range from 8 kHz to 2.1 GHz; Support for IEEE 1588, ITU-T G.8262.1 and JESD204B; Rich set of programmable features in a small 9 x 9 mm package;

SiTime’s precision timing solutions are available on the SiTimeDirect store for shipment in as fast as 48 hours.

For more information on low-power FPGA solutions from Lattice Semiconductor, please visit www.latticesemi.com.

For more information on SiTime precision timing devices, please visit https://www.sitime.com/products.


Filed Under: SoC, Tools

 

Next Article

← Previous Article
Next Article →

Related Articles Read More >

Antenna integrates Wi-Fi 2.4/5.8/7.1 GHz and SDARS 2.3 GHz in single housing
Couplers divide RF signals from 3 GHz to 4.1 GHz
Open RAN test service adds colocation capabilities
UltraCMOS+ SOI switch covers 10 MHz to 6 GHz

Featured Contributions

  • Overcome Open RAN test and certification challenges
  • Wireless engineers need AI to build networks
  • Why AI chips need PCIe 7.0 IP interconnects
  • circuit board timing How timing and synchronization improve 5G spectrum efficiency
  • Wi-Fi 7 and 5G for FWA need testing
More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: 5G Technology
This Tech Toolbox covers the basics of 5G technology plus a story about how engineers designed and built a prototype DSL router mostly from old cellphone parts. Download this first 5G/wired/wireless communications Tech Toolbox to learn more!

EE LEARNING CENTER

EE Learning Center
“5g
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Engineering Training Days

engineering
“bills
5G Technology World
  • Enews Signup
  • EE World Online
  • DesignFast
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Microcontroller Tips
  • Analogic Tips
  • Connector Tips
  • Engineer’s Garage
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • About Us
  • Contact Us
  • Advertise

Copyright © 2025 WTWH Media LLC. All Rights Reserved. The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media
Privacy Policy

Search 5G Technology World