5G Technology World

  • 5G Technology and Engineering
  • FAQs
  • Apps
  • Devices
  • IoT
  • RF
  • Radar
  • Wireless Design
  • Learn
    • 5G Videos
    • Ebooks
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Handbooks
    • 2024
    • 2023
    • 2022
    • 2021
  • Resources
    • Design Guide Library
    • EE World Digital Issues
    • Engineering Diversity & Inclusion
    • Engineering Training Days
    • LEAP Awards
  • Advertise
  • Subscribe

Photovoltaics From Any Semiconductor

By Staff Author | July 27, 2012

Berkeley Lab technology could open door to more widespread solar energy devices

A technology that would enable low-cost, high efficiency solar cells to be made from virtually any semiconductor material has been developed by researchers with the U.S. Department of Energy (DOE)’s Lawrence Berkeley National Laboratory (Berkeley Lab) and the University of California (UC) Berkeley. This technology opens the door to the use of plentiful, relatively inexpensive semiconductors, such as the promising metal oxides, sulfides and phosphides, that have been considered unsuitable for solar cells because it is so difficult to taylor their properties by chemical means.

“It’s time we put bad materials to good use,” says physicist Alex Zettl, who led this research along with colleague Feng Wang. “Our technology allows us to sidestep the difficulty in chemically tailoring many earth abundant, non-toxic semiconductors and instead tailor these materials simply by applying an electric field.”

Alex Zettl (left) and Will Regan can make low-cost, high efficiency solar cells from virtually any semiconductor material.

Zettl, who holds joint appointments with Berkeley Lab’s Materials Sciences Division and UC Berkeley’s Physics Department where he directs the Center of Integrated Nanomechanical Systems (COINS), is the corresponding author of a paper describing this work in the journal Nano Letters. The paper is titled “Screening-Engineered Field-Effect Solar Cells.” Co-authoring it were William Regan, Steven Byrnes, Will Gannett, Onur Ergen, Oscar Vazquez-Mena and Feng Wang.

Solar cells convert sunlight into electricity using semiconductor materials that exhibit the photovoltaic effect – meaning they absorb photons and release electrons that can be channeled into an electrical current. Photovoltaics are the ultimate source of clean, green and renewable energy but today’s technologies utilize relatively scarce and expensive semiconductors, such as large crystals of silicon, or thin films of cadmium telluride or copper indium gallium selenide, that are tricky or expensive to fabricate into devices.

“Solar technologies today face a cost-to-efficiency trade-off that has slowed widespread implementation,” Zettl says. “Our technology reduces the cost and complexity of fabricating solar cells and thereby provides what could be an important cost-effective and environmentally friendly alternative that would accelerate the usage of solar energy.”

Feng Wang is a condensed matter physicist at Berkeley Lab and UC Berkeley.

This new technology is called “screening-engineered field-effect photovoltaics,” or SFPV, because it utilizes the electric field effect, a well understood phenomenon by which the concentration of charge-carriers in a semiconductor is altered by the application of an electric field. With the SFPV technology, a carefully designed partially screening top electrode lets the gate electric field sufficiently penetrate the electrode and more uniformly modulate the semiconductor carrier concentration and type to induce a p-n junction. This enables the creation of high quality p-n junctions in semiconductors that are difficult if not impossible to dope by conventional chemical methods.

“Our technology requires only electrode and gate deposition, without the need for high-temperature chemical doping, ion implantation, or other expensive or damaging processes,” says lead author William Regan. “The key to our success is the minimal screening of the gate field which is achieved through geometric structuring of the top electrode. This makes it possible for electrical contact to and carrier modulation of the semiconductor to be performed simultaneously.”

Under the SFPV system, the architecture of the top electrode is structured so that at least one of the electrode’s dimensions is confined. In one configuration, working with copper oxide, the Berkeley researchers shaped the electrode contact into narrow fingers; in another configuration, working with silicon, they made the top contact ultra-thin (single layer graphene) across the surface. With sufficiently narrow fingers, the gate field creates a low electrical resistance inversion layer between the fingers and a potential barrier beneath them. A uniformly thin top contact allows gate fields to penetrate and deplete/invert the underlying semiconductor. The results in both configurations are high quality p-n junctions.

Says co-author Feng Wang, “Our demonstrations show that a stable, electrically contacted p-n junction can be achieved with nearly any semiconductor and any electrode material through the application of a gate field provided that the electrode is appropriately geometrically structured.”

The researchers also demonstrated the SFPV effect in a self-gating configuration, in which the gate was powered internally by the electrical activity of the cell itself.

“The self-gating configuration eliminates the need for an external gate power source, which will simplify the practical implementation of SFPV devices,” Regan says. “Additionally, the gate can serve a dual role as an antireflection coating, a feature already common and necessary for high efficiency photovoltaics.”

DOE/Lawrence Berkeley National Laboratory

 

 

July 27, 2012

Related Articles Read More >

RemCom Wireless InSite 4.0
Software simulates RF conditions from the Earth to the Moon
FAQ on the Butler matrix for beamforming: part 2
10 GHz RF cables feature double shields
Test wireless signal to 110 GHz with this 1-mm cable

Featured Contributions

  • Overcome Open RAN test and certification challenges
  • Wireless engineers need AI to build networks
  • Why AI chips need PCIe 7.0 IP interconnects
  • circuit board timing How timing and synchronization improve 5G spectrum efficiency
  • Wi-Fi 7 and 5G for FWA need testing
More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: Internet of Things
Explore practical strategies for minimizing attack surfaces, managing memory efficiently, and securing firmware. Download now to ensure your IoT implementations remain secure, efficient, and future-ready.

EE LEARNING CENTER

EE Learning Center
“5g
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Engineering Training Days

engineering
“bills
5G Technology World
  • Enews Signup
  • EE World Online
  • DesignFast
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Microcontroller Tips
  • Analogic Tips
  • Connector Tips
  • Engineer’s Garage
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • About Us
  • Contact Us
  • Advertise

Copyright © 2025 WTWH Media LLC. All Rights Reserved. The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media
Privacy Policy

Search 5G Technology World