5G Technology World

  • 5G Technology and Engineering
  • FAQs
  • Apps
  • Devices
  • IoT
  • RF
  • Radar
  • Wireless Design
  • Learn
    • 5G Videos
    • Ebooks
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Handbooks
    • 2024
    • 2023
    • 2022
    • 2021
  • Resources
    • Design Guide Library
    • EE World Digital Issues
    • Engineering Diversity & Inclusion
    • Engineering Training Days
    • LEAP Awards
  • Advertise
  • Subscribe

Second Generation Power Management Devices

By Staff Author | December 8, 2005

Lattice Semiconductor introduces its second generation Power Manager II devices along with details of the first device available, the ispPAC&reg&#151 POWR1220AT8. The Power Manager II family is a functional superset of the company’s earlier ispPAC Power Manager mixed-signal devices that provide a complete power management product for printed circuit boards (PCBs) through an optimized set of programmable digital and analog functions. Analog features such as input comparator thresholds and digital functions such as supply control sequences are programmed into non-volatile E2CMOS&reg elements on the devices using an IEEE1149.1 protocol. The Power Manager II devices add power supply margining and trimming to first generation device features such as power supply voltage sequencing and monitoring. The POWR1220AT8 device integrates a 48 Macrocell ruggedized CPLD, dual precision voltage monitoring comparators with an accuracy of 0.5%, a 10-bit Analog to Digital Converter (ADC) for voltage measurements, and eight 8-bit Digital to Analog Converters (DAC) for trimming power supplies.

Lattice Semiconductor


Filed Under: RF

 

Next Article

← Previous Article
Next Article →

Related Articles Read More >

Butler Matrix
Butler Matrix drives Wi-Fi and other phased-array antennas
Long-wire dipole antennas: still viable after more than a century
RemCom Wireless InSite 4.0
Software simulates RF conditions from the Earth to the Moon
FAQ on the Butler matrix for beamforming: part 2

Featured Contributions

  • Overcome Open RAN test and certification challenges
  • Wireless engineers need AI to build networks
  • Why AI chips need PCIe 7.0 IP interconnects
  • circuit board timing How timing and synchronization improve 5G spectrum efficiency
  • Wi-Fi 7 and 5G for FWA need testing
More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: 5G Technology
This Tech Toolbox covers the basics of 5G technology plus a story about how engineers designed and built a prototype DSL router mostly from old cellphone parts. Download this first 5G/wired/wireless communications Tech Toolbox to learn more!

EE LEARNING CENTER

EE Learning Center
“5g
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Engineering Training Days

engineering
“bills
5G Technology World
  • Enews Signup
  • EE World Online
  • DesignFast
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Microcontroller Tips
  • Analogic Tips
  • Connector Tips
  • Engineer’s Garage
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • About Us
  • Contact Us
  • Advertise

Copyright © 2025 WTWH Media LLC. All Rights Reserved. The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media
Privacy Policy

Search 5G Technology World