5G Technology World

  • 5G Technology and Engineering
  • FAQs
  • Apps
  • Devices
  • IoT
  • RF
  • Radar
  • Wireless Design
  • Learn
    • 5G Videos
    • Ebooks
    • EE Training Days
    • FAQs
    • Learning Center
    • Tech Toolboxes
    • Webinars/Digital Events
  • Handbooks
    • 2024
    • 2023
    • 2022
    • 2021
  • Resources
    • Design Guide Library
    • EE World Digital Issues
    • Engineering Diversity & Inclusion
    • Engineering Training Days
    • LEAP Awards
  • Advertise
  • Subscribe

Toward Achieving 1 Million Times Increase in Computing Efficiency

By Staff Author | July 12, 2012

Modern-day computers are based on logic circuits using semiconductor transistors. To increase computing power, smaller transistors are required. Moore’s Law states that the number of transistors that can fit on an integrated circuit should double every two years due to scaling. But as transistors reach atomic dimensions, achieving this feat is becoming increasingly difficult. Among the most significant challenges is heat dissipation from circuits created using today’s standard semiconductor technology, complementary metal-oxide semiconductor (CMOS), which give off more heat as more transistors are added. This makes CMOS incapable of supporting the computers of the future. Engineers are therefore seeking alternatives to CMOS that would allow for highly efficient computer logic circuits that generate much less heat. Northwestern University researchers may have found a solution: an entirely new logic circuit family based on magnetic semiconductor devices. The advance could lead to logic circuits up to 1 million times more power-efficient than today’s. Unlike traditional integrated circuits, which consist of a collection of miniature transistors operating on a single piece of semiconductor, the so-called “spin logic circuits” utilize the quantum physics phenomenon of spin, a fundamental property of the electron.  “What we’ve developed is a device that can be configured in a logic circuit that is capable of performing all the necessary Boolean logic and can be cascaded to develop sophisticated function units,” said Bruce W. Wessels, Walter P. Murphy Professor of Materials Science and Engineering, one of the paper’s authors. “We are using ‘spintronic’ logic devices to successfully perform the same operations as a conventional CMOS circuits but with fewer devices and more computing power.” The spin-logic circuits are created with magnetoresistive bipolar spin-transistors, recently patented by McCormick researchers. A paper describing the findings, “Emitter-Coupled Spin-Transistor Logic,” was presented July 5 at the International Symposium on Nanoscale Architectures held in the Netherlands. Additional Northwestern authors include graduate student Joseph Friedman, the paper’s lead author; Gokhan Memik, associate professor of electrical engineering and computer science; and Alan Sahakian, professor of electrical engineering and computer science. The new logic family, which takes advantage of the magnetic properties associated with electron spin, could result in a computer 1 million times more power-efficient than those on the market today. While that achievement is optimistic and could take a decade to realize, “We think this is potentially groundbreaking,” Friedman said. The research utilizes devices whose discovery was funded by the National Science Foundation and the Air Force Office of Scientific Research. 


Northwestern Engineering 


 


 


 


Posted by Janine E. Mooney, Editor


July 12, 2012


Filed Under: RF

 

Next Article

← Previous Article
Next Article →

Related Articles Read More >

Butler Matrix
Butler Matrix drives Wi-Fi and other phased-array antennas
Long-wire dipole antennas: still viable after more than a century
RemCom Wireless InSite 4.0
Software simulates RF conditions from the Earth to the Moon
FAQ on the Butler matrix for beamforming: part 2

Featured Contributions

  • Overcome Open RAN test and certification challenges
  • Wireless engineers need AI to build networks
  • Why AI chips need PCIe 7.0 IP interconnects
  • circuit board timing How timing and synchronization improve 5G spectrum efficiency
  • Wi-Fi 7 and 5G for FWA need testing
More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: 5G Technology
This Tech Toolbox covers the basics of 5G technology plus a story about how engineers designed and built a prototype DSL router mostly from old cellphone parts. Download this first 5G/wired/wireless communications Tech Toolbox to learn more!

EE LEARNING CENTER

EE Learning Center
“5g
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.

Engineering Training Days

engineering
“bills
5G Technology World
  • Enews Signup
  • EE World Online
  • DesignFast
  • EDABoard Forums
  • Electro-Tech-Online Forums
  • Microcontroller Tips
  • Analogic Tips
  • Connector Tips
  • Engineer’s Garage
  • EV Engineering
  • Power Electronic Tips
  • Sensor Tips
  • Test and Measurement Tips
  • About Us
  • Contact Us
  • Advertise

Copyright © 2025 WTWH Media LLC. All Rights Reserved. The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media
Privacy Policy

Search 5G Technology World